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Abs~ucr -The applicability of switched-capacitor .(SC) components to 
the design of nonlinear networks is extensively discussed in this paper. The 
main objective is to show that SC’s can be efficiently used for designing 
nonlinear networks. Moreover, the design methods to be proposed here are 
fully compatible with general synthesis methods for nonlinear n-ports. 
Different circuit alternatives are given and their potentials are evaluated. 
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GLOSSARYOF COMMON TERMS 
Even clock phase. 
Odd clock phase. 
Electronic switch being closed during the even clock 
phase. 
Electronic switch being closed during the odd clock 
phase. 
Clock frequency. 
Clock period. 
Current in the continuous time domain. 
Voltage in the continuous time domain. 
Charge in the continuous time domain. 
Average current at an arbitrary clock period. 
Sample voltage at an arbitrary clock period. 
Sample charge at an arbitrary clock period. 
Sample voltage at an arbitrary even clock phase. 
Sample voltage at an arbitrary odd clock phase. 
Voltage source comprising previous values of volt- 
ages and charges in a discretized model. 
Constant voltage. 
Slope of a linear segment from a piecewise-linear 
characteristic. 
Discontinuous jump from a piecewise-linear char- 
acteristic. 
Voltage saturation level for op amps and unity- 
gain-buffers. 
Time impulse function. 
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Further, some of the previous terms can be specialized 
with subscripts in different ways: 1) To denote a particular 
discrete time instance, i.e., V,,,,; 2) To denote a particular 
segment into a piecewise-linear characteristic, i.e., mj; and 
3) to denote that a variable is associated to a specific 
element or point into a circuit, i.e., V: or VI. 
I. INTRODUCTION 
A 
T PRESENT, any procedure for the synthesis or 
design of circuits is strongly influenced by its techno- 
logical feasibility for large scale integration. In connection 
with signal processing, several techniques (analog, sam- 
pled-data, and purely digital) have evolved exhibiting 
specific advantages which render them potentially useful 
for VLSI. Without a doubt, one of such techniques is the 
use of switched-capacitors (SC) for filtering of continuous 
as well as sampled-data signals. The state of the art has 
given rise to a new field where many design methods have 
gained popularity and where specific analysis procedures 
and simulation programs have- been developed. What 
mainly makes SC filters attractive is the present day fabri- 
cation tolerances of capacitors built with MOS technolo- 
gies, another appealing feature being their compatibility 
with digital circuits. Thus combined digital-analog circuits 
on the same LSI chip may be mass-produced in the future. 
The purpose of this paper is to discuss the applicability 
of SC techniques to the design of nonlinear networks. Up 
till now, only modest attempts in the use of SC techniques 
for designing nonlinear components have been made [l]-[5]. 
Work in this area has been devoted to synthesizing nonlin- 
ear functions for specific applications, the interest in design- 
ing SC multipliers being remarkable [2], [3]. However, to 
the best of our knowledge, no general methods have yet 
been developed for synthesizing nonlinear characteristics 
using SC networks. This discourages use of SC methods in 
those applications where a nonlinear transformation is 
required, as for instance, in AGC circuits, curve fitting, 
adaptive filters, and so on. Our goal here is to investigate 
the use of SC’s for designing nonlinear components in a 
way compatible with general synthesis methods for nonlin- 
ear n-ports. Different synthesis methods have been re- 
ported in the past for the realization of nonlinear multi- 
ports, but all of them require the design of specific 
nonlinear elements using off-the-shelves components such 
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as op-amps, diodes, etc. We will extend some of these 
methods by giving an implementation technique which is 
based on SC components. Section II reviews some basic 
ideas in order to clarify the difference between SC filters, 
where we are always interested in transfer relations, and SC 
circuits, where we are also interested in driuing-point func- 
tions. Essentially, it is emphasized that a switched-capaci- 
tor is not a true resistor but a pseudoresistor and the 
concept of SC-resistor is proposed. This concept is formal- 
ized in Section III, where two methods are given for 
implementing any piecewise-linear (PL) SC-resistor. Thus 
Section III is the core of the paper in the sense that our 
main goal of generalizing continuous nonlinear synthesis 
techniques using SC-resistors is presented. Section IV con- 
siders the stability properties of the basic building blocks 
introduced in Section III. The importance that a detailed 
stability study has on refining the new design methods 
must be kept in mind. Next, Section V deals with the 
realization of transfer characteristic plots (TC-plots) by 
using SC-resistors. Finally, Section VI shows how a sam- 
pled-data TC.-plot may be used to synthesize continuous 
nonlinear resistors. Summarizing, we will introduce the 
concept of SC-resistors and give procedures to implement 
them in the design of discrete-time as well as continuous- 
time non1inea.r circuits. 
II. SC-RESISTORS: PRELIMINARIES 
Most design techniques for linear SC networks involve 
the use of the so-called SC building blocks (SCBB) which 
function as conductances [5]-[7] or transconductances [8]. 
Basically, suc.h elements function by sampling a floating 
voltage and providing charges which are proportional to 
the sampled voltage. As it was stated in Section I, our aim 
in this paper is to extend the basic idea underlying the use 
of SC components in the synthesis of nonlinear networks. 
To this end, the first step is the development of a technique 
for designing nonlinear SC conductances in a way compati- 
ble with current MOS technologies. Subsequently, such 
new elements are used in turn as building blocks for 
synthesizing nonlinear driving point (DP) and TC plots, in 
close analogy with the synthesis procedures for continuous 
nonlinear networks [lo], [lI]. Since the intention of this 
paper is to illustrate both the basic approach and its 
limitations, we will be only concerned with the realization 
of PL networks. A companion paper will be devoted to 
describing other approaches that are also compatible with 
SC techniques. 
A truncation operator is the only nonlinear function that 
must be added to the set of SC linear components for 
synthesizing PL networks. Let us define what we will call a 
threshold controlled switch (TCS) as the circuit component 
represented in Fig. 1. There, port 2 is implemented by an 
electronic sw:itch whose conduction state is controlled by 
the logic variable Z,, i.e., it turns ON for Z, =l, and turns 
OFF otherwise. Further, the logic value of Z, depends on 
the voltage associated with port 1 as follows 
1 
z, = 
B, forV,>E 
0 otherwise (1) B, 
i2f’-J 
E 22 
r-k i1 + “1 - 
Fig. 1. Circuit representation for a threshold controlled switch. The 
rectangular block stands for an implementation of the threshold oper- 
ation defined by (1). The logical value of 22 controls the state of the 
switch. 
(b) 
Fig. 2. (a) Circuit realization of a positive concave SC conductance 
using a TCS. The switch is controlled by combining both the TCS 
output and the even clock phase through an AND gate. (b) Time 
diagram showing both clock phases for the circuit of Fig. 2(a). 
where 1, and 0, denote “one” and “zero”, respectively, in 
the binary number system. 
Fig. 2(a) shows an example of the use of a TCS for 
implementing a positive concave SC conductance. Fig. 2(b) 
shows the corresponding timing diagram. It is assumed 
that the switch named S” (alternatively Se) turns ON in 
synchronization with the odd (even) clock phase. After 
imposing some restrictions on the electrical variables, it is 
possible to get the average charge as a function of the 
voltage 
i= (Cf,)(V- E), for v> E 
1 0, elsewhere 
(2) 
where C denotes the capacitance in Fig. 2(a) and f, de- 
notes the clock frequency. Linear SC circuits in ‘addition to 
circuits like the one shown in Fig. 2(a) lead to the defini- 
tion of a new type of networks, namely the SC-resistors. 
We have chosen the name SC-resistor to emphasize the 
pseudoresistive character of the SC. However, the name, as 
well as its pseudo-resistive character, may be misleading if 
we do not carefully consider the way in which SC-resistors 
may be used to implement TC and DP plots (either linear 
or nonlinear). The use of such “resistors” for designing TC 
plots is direct. See for example the simple voltage divider 
shown in Figure 3(a), where the concave resistor of Fig. 2 is 
utilized. Using (2) we obtain the following TC plot: 
C 
V 
c 
v= s+F+Ecs+c’ 
for V, > E 
(3) 
elsewhere 
The oscillogram in Fig. 3(b) depicts the actual TC plot 
measured with C, = C =1 nF and E = 2 V. 
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Fig. 4. Conceptual circuit diagram for a SC mutator. 
Thus, the process of implementing a resistive DP plot 
lsing SC techniques can be described as follows: 
1) Implement an SC-resistor by interconnecting as many 
SC building blocks as needed. 
2) Transform the SC DP plot into a TC plot. 
3) Convert the TC plot into a resistive DP plot. 
We can conclude, therefore, that both TC and DP plot 
Fig. 3. (a) Nonlinear SC voltage divider using the SC conductance in 
Fig. 2(a). (b) Experimental TC plot for the circuit in Fig. 3(a) with 
synthesis may be treated in a unified way with respect to 
C = C, = 1 nF and E = 2 V; vertical signal; V scale: 1 V/dv horizontal SC-resistors; the only significant difference being the use 
signal; V,, scale: 1 V/dv. of a mutator when DP characteristics are required. Conse- 
quently, we will devote the next section to the formal 
synthesis procedures for SC-resistors, keeping in mind their 
The constitutive relation describing any SC-resistor is usefulness for performing both types of plots. 
valid under the same restrictions that apply to conven- III. SYNTHESISOF SC-RESISTORS 
tional SC-filters; namely, 
1) Excitation signals are sampled and held until they 3.1. Discretized Capacitive Models for Nonlinear Resistors: 
change in synchronization with the clock waveform. The SC-Resistor Approach 
2) Electrical variables in the network are only of interest 
when no charge is flowing through any branch and all 
In Section II SC-resistors appears in a rather simple way. 
of the voltages are constant. 
Let us now define them in a more precise manner. In fact, 
The design of DP plots has to be considered more 
it follows from the example in Fig. 3, that the synthesis of 
carefully. In fact, the above constraints preclude the use of 
TC plots using SC techniques can be viewed as a procedure 
SC-resistors for designing continuous-time DP plots, and 
for simulating resistors. Thus, our aim here is to find 
“substitution” models for nonlinear resistors which allow 
the’ inclusion of some auxiliary elements is required. It is 
tempting to use the analogy given by (2) but we must keep 
us to simulate them using SC techniques. 
in mind that in DP plot synthesis we are interested in 
Let us consider a time-invariant voltage-controlled resis- 
obtaining relations linking instantaneous voltage and cur- 
tor described by 
rent at a physical port. It is not enough to find a switching i=f(v). (4) 
scheme that nullifies the “memory” of a capacitor. If we We will try to simulate this resistor by using a sampled- 
do that, we still have a capacitor. Indeed, note that al- data system built basically with capacitors and switches. 
though we will obtain an algebraic relation between the Our natural variables in this case are charges and voltages. 
average voltage and the average current, a differential Choosing these variables, (4) may be written as a first-order 
relation exists between their instantaneous values. 
Our problem .boils down to implementing a physical 
differential equation 
resistor using SC-resistors. To do this, we convert an S=f(u). (5) 
instantaneous q - v characteristic into an instantaneous 
i-v relation by connecting an SC-resistor to a mutator The simulation we propose to perform is essentially 
[15]. Hence, our problem is to find a mutator circuit which discrete in nature. Thus, inside any sampling period we 
is compatible with the SC design philosophy. The circuit of must resort to a discrete equivalent of (5). Of course, we 
Fig. 4 fits this specification. In this figure, the symbol at can use the model associated with any numerical integra- 
the right denotes a SC-resistor. We have assumed that tion algorithm for representing the time derivative of q. 
charge only flows through the SC resistor during the even Furthermore, applying the general formula for multistep 
clock phase and is an algebraic function of the voltage algorithms [12], we obtain the following discrete version of 
samples. Then, the charge is integrated by C,, giving a (5) valid for the time t = tn+I: 
voltage V& which is converted into the current i via a 
voltage-controlled current-source (VCCS). It must be men- e n+1 -Q,=T, i bif(V,-i>+ 5 ajQn-j (6) 
tioned that this source is the only part of the mutator that 
is-1 j=l 
requires a resistive element, as will be seen later on. where T, is the sampling clock period. 
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Fig. 5. Discretized capacitive model for a nonlinear resistor. 
To emphasize some aspects of this expression, let us 
rewrite it as follows: 
where 
IQ n+l- Q, = T,b-,f(K+,)+t (7.4 
Observe tha.t, since pn depends on the previous values of 
voltage and charge, it is a constant at the present time 
interval. Hence, we may interpret (7) as the Q-V curve of 
a nonlinear capacitor. We can, therefore, assert that a 
discretized capacitive circuit model for a nonlinear resistor 
associated with a general multistep integration algorithm at 
the time t = t,,+I is simply the one-port network shown in 
Fig. 5. Note that C is a linear capacitor and the switch is 
periodically closed and open in synchronization with the 
clock. Hence, if the voltage-controlled source is given by 
v, = K+1 -f(K+A (8) 
the equation describing the network at t = tn+l becomes 
e .+I-Qn=Cf(K+d+t (9) 
which is equivalent to (7). Hence, we may formalize the 
concept of a SC-resistor as follows: 
Definition 1: The circuit implementation of any capaci- 
tive discretized model for a resistor is said to be a SC-resis- 
tor iff the components used are linear capacitors, ideal 
switches, and voltage-controlled voltage-sources (VCVS). 
Remark I: In Definition 1, independent voltage sources 
are considered as a degenerate VCVS. 
Remark 2: Expression (9) suggests that inside any sam- 
pling interval, there is a static description for a SC-resistor 
given by 
g(v,i)=o 00) 
where 1 is the average charge flowing during that sampling 
interval. The term static is used here to mean dc excita- 
tions. 
Depending on the properties of g(. , v), we may define 
several subclasses of SC-resistors. For illustrative purposes, 
we will consider next linear SC-resistors, since it is interest- 
ing to relate our work here with the known linear applica- 
tions of SC networks. 
Definition i!: A SC-resistor is said to be linear if g( . , .) 
in (10) is a linear function. 
Definition :I: A linear SC-resistor is said to be one-step 
linear if its associated capacitive discretized model has the 
form 
C! .+1-Q,=GT,(b-,V,+,+b,~‘,) (11) 
where G denotes the conductance of the simulated resistor. 
so 
Fl 
C 
+ ““+I- 
(4 
1 + “n+l - 1 
(b) 
(cl 
Fig. 6. (a)-(c) Discretized models for linear BE-, FE-, and TR-SC-resis- 
tors: (a) BE. (b) FE. (c) TR. 
Remark 3: Particular cases of (11) are SC-resistors de- 
rived from the following three well-known algorithms; 
namely, 
a) Backward Euler (BE) : b-,=1, b,=O 
b) Forward Euler (FE) : b-,=0, b,=l 
c) Trapezoidal rule (TR) : b-, = l/2, b, = l/2. 
Linear SC-resistors do not share all the properties of 
continuous resistors. This should not be surprising because 
they are circuit implementations of a model. The basic 
properties of linear SC-resistors depend on the integration 
algorithm on which they are based. For example, consider 
the 3 one-step linear resistors defined above. Fig. 6 shows 
three circuits associated respectively with the BE, FE, and 
TR algorithms. In all of these figures it is assumed that 
C = T,G. The only passive realization corresponds to BE 
which does not require a voltage source. This is to be 
expected because BE is the only strictly passive algorithm 
from this set of three [13]. Roughly speaking, BE is the 
one-step linear SC-resistor which best resembles a continu- 
ous resistor since its storage property has been removed. 
On the other hand, the TR algorithm is lossless. This 
motivates the search for other implementations not requir- 
ing sources. One of them is the well-known SC-resistor 
shown in Fig. 7, which has been introduced in the SC filter 
literature from the bilinear transformation [6]. 
Two interesting conclusions from the preceding para- 
graph are: 1) previous SC realizations of one-port elements 
are included in the one-step linear SC-resistors appearing 
here in a much more general context; 2) both the function 
structure of g(. , 0) and the properties of the integration 
algorithm used in the simulation of SC-resistors are im- 
portant. 
Nevertheless, the type in which we are really interested 
here is that of PL SC-resistors. 
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Fig. 7. Circuit diagram for a bilinear SC-resistor [6]. 
Definition 4: An SC-resistor is said to be piecewise-lin- 
ear (PL) if it can be described by a PL function. 
In what follows, we focus on methods for simulating PL 
SC-resistors. Two design approaches will be developed, one 
based on FE and the other on BE, since they can be shown 
to give the simplest circuit configurations [14]. On the other 
hand, TR SC-resistors can always be designed by connect- 
ing one BE SC-resistor in parallel with one FE SC-resistor, 
as shown in Fig. 6, for the linear case. 
Limiting ourselves to one-step algorithms is not so re- 
strictive as it relates to the current practice in linear SC 
networks. In fact, extensions of linear SC filters to include 
multistep algorithms have not been reported to the best of 
our knowledge. However, they may be of interest at least 
from a theoretical point of view. For instance, the second- 
order Gear algorithm is passive [13] and hence, could be 
implemented by using only ideal switches and linear capa- 
citors. Indeed, a systematic search of the applications of 
passive multistep algorithms to the simulation of linear and 
nonlinear resistors could lead to new realization schemes 
for either filters or nonlinear circuits. 
3.2. Synthesis of PL SC-Resistors 
Let us consider a PL SC-resistor with N-t 1 segments 
and N breakpoints in E,, E,, . . . , E,. Following 
sults reported in [9], a global function describing 
generic element is given by 
the re- 
such a 
i=$ m,V+ f"(O)++ jcl{l+sgn(V- E,)} 
i 
.{Sj+(mj-mj-l)}(V-Ej) (12) 
1 
where 
(13) 
and Sj denotes a discontinuous jump at the jth breakpoint, 
mj denotes the slope of the jth segment, and f “(0) denotes 
the ordinate at x = 0 corresponding to the extension of the 
leftmost segment of the PL curve. 
The last expression suggests the introduction of a family 
of basic elements for designing PL SC-resistors. 
a) Positive Concave SC-Resistor (PCSC): This element is 
described by 
(03 for V< E 
I= 
F(V- E)+ +, elsewhere (14 
c c 
where m is a positive number and E is any constant 
voltage. 
6 -----I 
L V 0 E 
Fig. 8. i- V port characteristics for the basic PL SC-resistors. 
b) Negative Concave SC-Resistor (NCSC): This element 
is described also by (14) but with a negative value for m. 
c) Step Charge Source: This element is described by 
0, for V< E 
I= 6 
i yT 
elsewhere. (15) 
Fig. 8 plots the characteristics corresponding to these 
three basic components. It is interesting to point out that 
these elements are similar in form to those in [lo] except 
for the presence of a discontinuity in the PCSC and the 
NCSC. Allowing this discontinuity improves the element’s 
versatility from a design point of view. 
It should be clear that every term in (12) may be 
identified as one of the basic elements just introduced. 
Obviously, any PL SC-resistor may then be designed by 
connecting in parallel as many elements of the basic set as 
required. The problem yet to be solved is how to design 
these basic elements using SC’s. Solutions corresponding to 
both one-step algorithms chosen in Section 3.1 are given in 
the next subsections. 
3.3. Design Technique Based on the BE Algorithm 
Fig. 9 shows the circuit realization of the basic elements 
using switched capacitor techniques. The required threshold 
controlled switch has been built by the circuit in Fig. 10(a). 
This is not the only realization but the fastest and simplest 
one. Alternative procedures using special purpose A/D-like 
converters to generate several thresholds have also been 
studied by the authors and will be reported elsewhere [14]. 
Notice further that the active circuits shown in Fig. 11 are 
grounded SC-resistors. Floating realizations can also be 
obtained by using appropriate converters [lo], [ll]. 
Let us describe first the PCSC shown in Fig. 9(a). The 
switch named S; is controlled by implementing the AND 
operation of the even clock phase and the comparator 
output. During the odd phase this switch remains open and 
the capacitor C is charged to a voltage equal to E - S/C. 
During the even phase, the switch Sg closes when V > E, 
resulting in IT, = C(V - E)+ 6. Otherwise, (V < E), the 
switch remains open, thereby giving i = 0. The slope of the 
characteristics is controlled by the value of C. Capacitor C, 
is used to emphasize that the voltage sources will be 
derived from a common dc source for the different cells of 
the same system. A practical implementation of these 
voltages is given in Appendix A. 
Authorized licensed use limited to: Universidad de Sevilla. Downloaded on April 06,2020 at 13:16:31 UTC from IEEE Xplore.  Restrictions apply. 
310 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, VOL. CAS-32, NO. 4, APRIL 1985 
i 
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-it V 
- “1 
h 
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+ i+J- V E + 
V 
.; 
(b) 
(4 
Fig. 10. (a) Design of a threshold function using a comparator. (b) 
Equivalent topology for both BE-NCSC and step-charge source during 
the even clock phase. 
(b) 
Fig. 9. (a)-(c) Circuit diagrams for the BE realizations of the basic PL 
SC-resistors: (a) BE-PCSC. (b) BE-NCSC. (c) Step-charge source. 
Consider next the NCSC shown in Fig. 9(b). Let us 
assume that the comparator output is in the ON state 
(V > E). Then, during the odd phase capacitor C is charged 
to a voltage equal to - E - 6/C and both capacitors Cl 
are discharged. During the even phase, the equivalent 
circuit of Fig.. 10(b) is valid with V, = 2 V and the average 
current is i= (-C(V-E)+a)/T,. 
Finally, let us consider the step-charge source shown in 
Fig. 9(c). Its functional description is similar to that of the 
NCSC, the ,main difference being that the voltage-con- 
trolled source associated with the equivalent circuit during 
the even phase (Fig. 10(b)) is V, = V. As a consequence, the 
average current during that phase for V > E is CE/T,. 
3.4. Design Technique Based on the FE Algorithm 
Fig. 11 shows the circuit implementation of both the 
PCSC and the NCSC grounded elements. The step-source 
characteristic does not depend on the port voltage and, 
therefore, its circuit realizations for BE and FE are similar. 
Notice that the circuits in Fig. 11 are mainly based on the 
use of unity-gain buffers. This fact is interesting, because 
the buffer has a rather quite simple structure from the 
integration point of view. 
The operating principles of both networks in Fig. 11 are 
very similar. During any odd phase, capacitor C, is charged 
to E and capacitor C is charged to 
V,o=r(V,o-E) (16) 
(b) 
Fig. 11. Circuit diagrams for the FE realizations of the basic PL SC- 
resistors. (a) FE-PCSC. (b) FE-NCSC. 
where the upper sign stands for the PCSC and the lower 
one for the NCSC. During the even phase, capacitor CL is 
charged to 
(17) 
while capacitor C discharges on the input port if V > E, 
resulting in 
fT,= - CV;, for V> E. (18) 
By combining (16), (17), and (18), we obtain the ex- 
pected PCSC (alternatively NCSC) characteristics. Further- 
more, it should be noticed that the average current at any 
period does not depend upon the port voltage at the same 
period; instead, it depends on the port voltage at the 
previous clock period. This is a consequence of the timing 
associated with the FE algorithm, as shown by expression 
(7). 
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! 
(4 
Fig. 12. (a) PL SC-resistor to be synthesized using basic elements. (b) 
Experimental result for the PL SC-resistor in Fig. 12(a). horizontal 
signal; V, scale: 2 V/dv vertical signal; IT,., scale: 2 V/dv. 
F fT,/lnf,v 
A 
fTc/lnf ,” 
t 
1 
* 
“9-J 
1 
-2 
(b) 
“,V 
3.5. Experimental Results 
All of the proposed circuits have been built in the 
laboratory and satisfactorily tested. As an example we 
show the experimental results corresponding to the realiza- 
tion of the PL SC-resistor shown in Fig. 12(a). Fig. 12(b) 
shows the measured result. The synthesis procedure con- 
sists of decomposing the prescribed PL characteristics as 
the sum of the four basic PL curves shown in Fig. 13(a)-(d). 
The corresponding basic elements have been implemented 
by using the FE-PCSC and the FE-NCSC circuits. 
(4 
?Tc/lnf.v 
3 
--t-J- 
-3 v,v 
0 
-2 
3.6. Static Limitations I 
When dealing with the synthesis of nonlinear networks, (4 
it is very important to study the dynamic range of the Fig. 13. (a)-(d) Component curves for synthesising the PL SC-resistor 
circuit realization of the basic components used in the in Fig. 12(a) via basic elements. 
realization. By dynamic range we mean the port voltage 
interval inside which the linear operation is guaranteed for 
all the active elements. Since we are considering low- 
possibilities for out-of-range operations for the FE-PCSC, 
frequency excitations, linear operation is mainly restricted 
assuming V > E. Routine analysis gives 
by the saturation mechanism of the op amps and unity-gain 
buffers. In what follows we shall assume a voltage satura- 
tion roll-off for the active elements, as shown in Fig. 14. 
Thus determining the dynamic range for any of the circuits 
in Figs. 9 and 11 is equivalent to finding the conditions 
relating the input voltage to the saturation level, V,,,. Such 
conditions are shown in Table I. 
In addition to calculating the dynamic range limits, it is 
usually important also to model the network behavior 
when it is excited by a voltage that forces the circuit to 
operate outside the dynamic region, since many important 
dynamic properties depend on that behavior [15]. 
The way to handle this problem is well illustrated by the 
circuit in Fig. 15. There we have represented the different 
j=+ V-E++ 
c ( 
i=+,,-E) 
‘ 
j=$(V-E) 
c 
(19.a) 
(19.b) 
(19.c) 
which correspond, respectively, to Fig. 15(a), (b), and (c). 
The actual DP plot for the different saturation condi- 
tions can be determined by carefully analyzing the network 
behaviors in Fig. 15 when we force the input voltage 
beyond the saturation limits. In the case of Fig. 15, only 
two situations exist in practice, depending on which condi- 
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Fig. 14. Voltage saturation characteristics for the op amps and unity 
gain buffers used in the realization of the basic elements. 
TABLE I 
CONDIT~ONSGIVINGTHEDYNAMICRANGEOFTHEPL 
SC-RESISTORS 
BENCSC 
step 
charge FEPCSC FENCSC 
tion in Table I is the most restrictive one; the correspond- 
ing DP plots are depicted in Fig. 16. 
A similar analysis procedure has been applied to the 
remaining circuit realizations in Figs. 9 and 11. The corre- 
sponding models obtained are shown in Fig. 17 for both 
the BE and the FE elements [14]. In that figure the 
BE-PCSC is missing, since there is no controlled source 
directly governing the capacitor C. 
Knowing the actual DP plots for BE and FE compo- 
nents gives us a comparative criterion for selecting an 
implementation style. Look for instance at both realiza- 
tions of an NCSC. It should be clear that if S/C > - V,,,/2, 
the dynamic range of the FE circuit is greater than the one 
corresponding to the BE. Another interesting consequence 
is that the global DP plots for every circuit realization 
admits a canonical PL representation, as it was shown in 
[141. 
IV. STABILITY PROPERTIES 
The basic building blocks introduced in Section III 
require active components and are, therefore, potentially 
unstable. In order to perform a detailed stability study, a 
previous knowledge of the dynamic behavior of each SC- 
resistor is necessary. That behavior is essentially determined 
by two different factors. First, by the reactive parasitics 
associated with the active components in Figs. 9 and 11. 
Second, by the discrete parasitics introduced by the 
numerical integration algorithm associated with each dis- 
cretized model.’ The overall behaviors of both kinds of 
parasitics are quite different and it is appropriate to con- 
sider them separately. On the other hand, since a general 
treatment is rather cumbersome, we will only show the 
most important dynamic effects via a few examples. 
4. I. Continuous Parasitics 
Let us consider the circuit in Fig. 18, where we have 
represented the interconnection of a generic PL basic ele- 
ment to a one-port network, N, containing only linear BE 
SC-resistors and dc sources. Furthermore, N is represented 
by its Thevenin equivalent. 
If we assume that: 1) every element in Fig. 18 is ideal 
and; 2) the system has reached the steady state, we may 
(b) 
Cc) 
Fig. 15. (a)-(c) Equivalent circuits showing the different possibilities for 
out-of-range operation for a FE-PCSC: (a) Buffer Bl in Fig. 11(a) 
saturated. (b) Buffer B2 in Fig. 11(a) saturated. (c) Buffers Bl and B2 in 
Fig. 11(a) saturated. 
(4 (b) 
Fig. 16. Global characteristics for a FE-PCSC including out-of-range 
operation for different design values: (a) V,,, i E’= V,,, - S/C. (b) 
v,,, > 2s’. 
obtain the following time representation for the current i 
flowing through the SC-resistor during the even clock 
phase: 
i(t)=C E {l+sgn(V-E)}{V(l-a)-p}6(t-nT,). 
-02 
(20) 
Thus i(t) is an ideal pulse train of period T,, as shown 
by the discontinuous trace in Fig. 19. 
However, the actual implementation of the PL SC-resis- 
tor in Fig. 18 is influenced by several factors which affect 
our previous assumptions. On one hand, there is a delay, 
T,, associated with the physical realization of the threshold 
function (comparator delay in Figs. 9 and 11). On the other 
hand, there is a transient behavior due to the combined 
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Fig. 19. Discontinuous trace: ideal current waveform flowing through 
the network N in Fig. 18; continuous trace: actual current waveform. 
Fig. 20. Even phase equivalent circuit for a BE-NCSC connected across 
a linear BE SC-resistor. 
TABLE II 
(4 
STABILITYCONDITIONSDUETOTHE INFLUENCEOF REACTIVE 
PARASITICSINTOTHEPERFORMANCEOFTHEBASICPL 
SC-RESISTORS 
Fig. 17. (a) Global characteristics for a BE-NCSC. (b) Global char- 
acteristics for the step charge source. (c),(d) Global characteristics for 
the FE-NCSC: (c) E” = (l&i + S/C) i V,,i. (d) E” z V,,,. 
r---------- 
mented by an op amp. Then, the controlled source transfer 
function is 
u(s) = L 
S+: 
(22) 
Fig. 18. SC voltage divider used for illustrating instability troubles in 
where wt is the gain-bandwidth product of the op amp. 
nonlinear SC networks due to continuous parasitics. Routine calculations on the circuit in Fig. 20 gives the 
following characteristic frequency of the network: 
action of the parasitics associated with the controlled- 
sources and of the ON resistance of the analog switches. 
Hence, expression (20) must be modified to include these 
effects; namely, 
(23) 
Clearly, this circuit is stable only if C, > C. In a similar 
way, stability conditions may be derived for each basic 
building block [14]. Table II is intended as a summary of 
such conditions for one-segment PL SC-resistors. 
i(t)=C E {l+sgn(V-E)}{V(l-a)-p} 
-CC 
4(t-T,-nT,)*p(t) (21) 
where * denotes the convolution operation and p(t) 
denotes the second effect discussed above. Continuous 
tracing in Fig. 19 shows a pictorial representation of the 
actual value for i(t). It must be pointed out that both TD 
and p(t) may cause instability problems and must be 
considered separately. 
Let us focus our attention on the influence of p(t). Since 
in a purely SC network the variables (voltage and charge) 
are defined only when no current flows inside the network, 
it should be obvious that a necessary and sufficient condi- 
tion for stability is that the transient response reaches zero. 
Of course, it is advantageous to obtain such a condition as 
a function of the circuit element values. This is illustrated 
for the circuit in Fig. 18 via the circuit in Fig. 20. There we 
have represented the even topology of Fig. 18 for I’> E, 
assuming that the PL SC-resistor is a BE-NCSC with 
6 = E = 0. Moreover, we will disregard the ON resistance of 
the switches and consider the controlled source imple- 
Now, let us concentrate on determining the influence of 
TD. We will consider the example shown in Fig. 21, where 
the network N is connected to a 3-segment PL SC-resistor. 
Fig. 22(a) plots V versus V, as is ideally implemented by 
the circuit in Fig. 21 (full trace). Suppose that an input 
value Vri, as shown in Fig. 22(a), is applied during the 
clock phase nT,. Point I on the characteristic corresponds 
to that excitation. Evidently, since I lies between the 
thresholds, only Sf must be closed, with S; remaining 
open during the whole clock interval. However, this is not 
what really happens. Taking into account the delay (T,), 
ST and S; will remain open until the instant nT, + TD. 
Hence, during that time the voltage V corresponds to point 
A in Fig. 22(a). Since this voltage is higher than both 
thresholds (E, and E2) it will cause a circuit malfunction, 
since both switches will be initially closed when t > nT, + 
TD. The coqequence of this malfunctioning is that the 
system tends to reach point B instead of point I as its 
final state. Fig. 22(b) shows the empirical V-V, character- 
istics obtained for the network in Fig. 22(a) by taking 
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Fig. 21. SC voltage divider used for illustrating the instability troubles 
in nonlinear SC networks due to a delay in the threshold function. 
(4 
(b) 
Fig. 22. (a) TC characteristics for the network in Fig. 21. (b) Experi- 
mental TC nlots for the network in Fin. 21 with E, = 2 V. E, = 4 V. 
C, = C, = 6, =zl nF; horizontal signaT; VT, scale:’ 1 V/&;-vertical 
signal; V, scale: 1 V/dv. 
E,=2 V, E,,=4 V, and C,=C,=C,=l nF. On this 
oscillogram it is seen that the actual breakpoints are dis- 
placed with respect to the ideal ones (to be located at 
VT = 2 V and 6 V, respectively). Moreover, a discontinuous 
jump appears in the characteristics for V, = 4~. These 
results are in agreement with the theoretical predictions 
and illustrate the instability troubles due to To. 
Although our phenomenological treatment makes evi- 
dent the effec.ts that one may expect from the influence of 
T,, it is very hard to derive closed form conditions related 
to the circuit element values for each PL SC-resistor. In 
any case, for our purposes here, it is enough to conclude 
that To gives rise to malfunctioning unless we excite the 
SC-resistor by a voltage source connected between its 
terminals. In fact, the experimental result detailed in Sec- 
tion III was obtained upon fulfilling this condition. 
Apparently, the constraint imposed above in order to 
avoid .malfunctioning is too restrictive and may render our 
design approach impractical. Fortunately, this constraint 
may be removed by including a memory device that makes 
the threshold function “remember” during a cycle what its 
state was during the preceding one. Fig. 23 depicts a 
practical way to do that, including the required timing. 
Fig. 23. Example of TCS with memory. 
e 
J$&Y+ v f(.) 
Fig. 24. SC voltage divider used for illustrating the instability troubles 
in nonlinear SC networks due to discrete parasitics. 
TABLE III 
STABILITY CONDITIONSDUETOTHE INFLUENCEOF DISCRETE 
PARWTICS 
NCSC I PCSC I 
No restriction NO restriction qy+T-j 
4.2. Discrete Parasitics 
As a result of the numerical algorithm associated with 
the chosen discretized model, there are instability problems 
that do not depend on a particular implementation but 
rather on the general properties of the algorithm. In order 
to investigate such problems, let us consider the simple 
circuit in Fig. 24. When the nonlinear SC-resistor is BE, we 
get for that circuit 
.(n)cv,-f{V,(n)} 
T 
and when the SC-resistor is FE, we obtain 
qn)+ J{V(n-l)) 
T 
cT . 
Clearly, expression (24) is algebraic and does’not present 
instability troubles. However, such troubles may arise in 
(25) making an analysis of its locally asymptotic stability 
worthwhile. To perform an adequate study, we may begin 
by analyzing the behaviour of that equation linearized 
around an equilibrium point, VP 
V(n)=VT-g zivQ+l). 
T 
Taking the Z-transform of that expression, the result is 
v(z)= zvT 
1 df . 
z+C, z va 
(27) 
In order for the equilibrium point to be stable, the 
associated “pole” must be inside the unit circle; namely, 
-l<L dr <l 
c,dVv,, . 
This condition is usually simple to check because we 
only need to evaluate the slope at the equilibrium point. 
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(4 (b) (4 (b) 
Fig. 25: TC characteristics for the network in Fig. 24 assuming that the 
nonlinear SC-resistor is a NCSC with slope C. (a) C < C,. (b) C > C,. 
Fig. 28. (a) TC characteristics to be implemented via the SC voltage 
divider in Fig. 24. (b) SC-resistor required to synthesize the TC in Fig. 
28(a). 
Fig. 26. 
in Fig. 
SC :ale: 
Experimental verification of the hysteretic behaviour 
25(b); horizontal signal; VT, scale: 0.25 V/dv; vertical 
‘1 V/dv. 
predicted 
signal; V, 
Fig. 29. Experimental TC plot obtained by using the SC-resistor in Fig. 
28(b) into the voltage divider in Fig. 24 with C, = 1 nF; horizontal 
signal; VT, scale: 1 V/dv; vertical signal; V, scale: 1 V/dv. 
for C, > 0, which are plotted in Fig. 25. When C, > C 
(Fig. 25(a)), the characteristic is single valued and the 
stability condition implied from Tables II and III is 
fulfilled. However, when C, < C (Fig. 25(b)), the character- 
istic is a multiple-valued function of I’, and the predicted 
instability is translated into a hysteretic behavior. Fig. 26 
presents an experimental plot showing the predicted hys- 
teresis for a case in which C = 1.2 nF and C, = 1 nF. Also, 
from Tables II and III, we may infer that for PCSC there 
Fig. 27. Experimental verification of the oscillatory behaviour for the 
network in Fig. 24; horizontal scale: 500 ps/dv; top vertical signal; VT, 
are stability problems only if FE is used. However, the 
scale: 2 V/dv; bottom vertical signal; V, scale: 1 V/dv. instability mechanism cannot be hysteretic, since the global 
characteristic is always single-valued. Fig. 27 shows the 
actual instability mechanism for this case. It was obtained 
For instance, when an FE-NCSC is concerned, this slope from the circuit in Fig. 24 when the PL SC-resistor was a 
has a value C; then, the stability condition may be ex- FE-PCSC with E = 6 = 0 and by taking C =1.2 nF, C, = 1 
pressed as C, > C. Table III gives this condition for each nF. On this oscillogram we note the existence of oscilla- 
one-segment PL SC-resistor. tions for V> 0. 
4.3. Practical Results V. SYNTHESISOF PL VOLTAGE TC’s 
From the preceding discussions we can make two im- 
portant conclusions: 
1) The influence of T, is very restrictive, but may be 
eliminated by a small change in the implementation 
of each basic SC component. 
2) For each basic building block we may derive explicit 
stability conditions relating the element values. 
However, it is worthwhile to know not only the limits of 
stable operation but the kind of instability mechanisms 
which appear in practice. Furthermore, it is interesting to 
relate these mechanisms to the global static characteristics. 
We will try to illustrate such a relationship here assuming 
practical elements that incorporate the memory device 
from Fig. 23. 
Let us consider again the general situation depicted in 
Fig. 24. Let us further assume that the PL SC-resistor is an 
NCSC with E = S = 0. Then two different situations arise 
It is a routine matter to use the PL SC-resistor to 
implement PL TC plots. In fact, as it was shown in Section 
II, a general method may be devised by substituting each 
resistor in a continuous prototype by an associated SC- 
resistor. Thus, we may use a SC voltage divider counterpart 
[15], as illustrated by the following example. Let us design 
the TC plot in Fig. 28(a) by using the circuit from Fig. 24. 
The corresponding PL SC-resistor is seen in Fig. 28(b). 
After synthesizing such a resistor following the techniques 
developed in Section III, we got the experimental TC plot 
shown in Fig. 29. The nonlinear component was designed 
using the BE realization. 
An alternative to the SC voltage divider is to resort to 
some kind of transformation circuits. The basic scheme can 
be seen in Fig. 30. It represents an SC implementation of a 
DP-TC converter [ll]. An arbitrary PL SC-resistor de- 
scribed by i = f( V)/T, is connected to the negative input 
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Fig. 30. SC-resistor to TC transformer. 
.8” 
(4 
(b) 
Fig. 31. (a) SC-resistor characteristic to be transformed using the net 
work in Fig. 30. (b) Experimental TC plot obtained with C, =l nF; 
horizontal signal; V, scale: 0.25 V/dv; vertical signal; ,V,, scale: I 
V/dv. 
of AOl. Then., we obtain the following input/output func- 
tion between .V and V,: 
(29) 
This last expression may be used as a design equation to 
calculate the function f( .) required for realizing a pre- 
scribed TC plot. Fig. 31(b) shows the use of the circuit in 
Fig. 30. It depicts the experimental TC plot obtained after 
transforming the DP plot shown in Fig. 31(a). This latter 
plot has been implemented using BE components. 
An important point to be considered here is the maxi- 
mum bandwidth of the input signals. This bandwidth is 
constrained by the discrete parasitics we have considered 
above and by the maximum clock frequency allowed. In 
turn, the maximum clock frequency is limited by the 
nonideal behavior of the active components, mainly by the 
slew-rate of the opamps. For the actual circuit we have 
built and tested, we have attained a maximum clock 
frequency of 85 kHz. For this frequency, the allowed 
bandwidth is between 500 Hz and 5 kHz, depending on the 
type of element under consideration (either BE or FE). 
Whether or not this limits the usability of these circuits in a 
practical application will depend on the application itself 
and cannot be considered in a general context. However, 
we can illustrate how this frequency limitation affects a 
transfer characteristic using Fig. 32(a) and (b). These fig- 
ures are oscillograms showing a transfer characteristic for 
(4 
Fig. 32. Experimental TC plots for a sinusoidal input signal and differ- 
ents frequencies. (a) frequency = 500 Hz.; (b) frequency = 5 kHz; 
horizontal signal; input, scale: 1 V/dv; top vertical signal; output using 
FE components, scale: 1 V/dv; bottom vertical signal: output using BE 
components, scale: 1 V/dv. 
an input frequency of 500 Hz and 5 kHz, respectively. In 
both oscillograms the upper trace corresponds to the use of 
FE elements and the bottom trace corresponds to BE 
elements. The clock frequency was 83 kHz. It should be 
clear from these figures that the frequency performance of 
BE SC-resistors is superior. 
VI. MODELING OF CONTINUOUS RESISTORS 
As it was seen in Section II, a continuous resistor may be 
designed using an SC transfer characteristic connected to a 
DT-converter [ll]. The present Section will discuss the 
dynamic performance of that design technique. In .order to 
obtain a significant model in the frequency domain, we will 
limit ourselves to considering the realization of a continu- 
ous linear resistor. The results obtained for the linear case 
may be extended to the qualitative analysis of more general 
nonlinear resistors. In any case, they illustrate the main 
dynamic effects which appear as a consequence of the 
implementation technique. 
Fig. 33 shows the basic circuit diagram of a continuous 
resistor using SC techniques. The block labeled TC is a 
transfer characteristic implemented with SC-resistors fol- 
lowing the methods discussed in Section V. The summer 
may be implemented using either R-active or C-active [16] 
circuit techniques. Since the summer weights are unity, the 
dynamic response of this element may be assumed to be 
negligible when compared with that corresponding to the 
sample-hold (S/H) block. Therefore, the dynamic behav- 
ior of the resistor in Fig. 33 is mainly influenced by three 
factors: 1) the sample-hold frequency response; 2) the 
processing delay introduced by the block TC; and 3) the 
settling time prior to reaching the steady state at the TC 
output. Each factor may be independently modeled. Thus 
for the S/H influence, the controlled port variable may be 
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Fig. 33. Circuit diagram for a SC mutator. Fig. 34. Experimental result showing the hysteresis in the DP plot 
measured across the terminals of the mutator in Fig. 33; horizontal 
signal; u(t), scale: 1 V/dv; vertical signal; i(t), scale: 2 mA/dv. 
represented by 
1 l-exp(-ST,) 
technique. Also, the phase error may be evaluated as 
I(s) = x 
s K*(s) (30) +-w(T,+T,). (37) 
where I(s) and VO*(s) are, respectively, the Laplace trans- This last expression may be considered as a tool for 
forms of i(t) and u,*(t). estimating the maximum input frequency. 
On the other hand, the processing delay in TC may be If all of the components used in the TC block are FE, 
represented by using the z-transform technique to obtain the evaluation of the equivalent admittance depends on the 
topology used. In the least favorable situation, it may be 
y*(z) = ff(z)v*(z). (31) calculated as 
Finally, the third effect corresponds to the fact that the k l-exp(-jwT,) 
TC output sample, Vo*(nTc), is not available until after the 
Y(w) = x 
jw T, 
exp{-jw(T,+T,)) (38) 
steady state is reached. We may model it by a time delay, 
T,, with reference to nT,. Hence, we may write 
which, for low frequency, can be simplified as follows: 
V,*(s)=exp(-ST,) f ?$*(rzT,)exp(-snT,). (32) 
Y(w)-${l- jw(2T,+T,)}. (39) 
-CC Fig. 34 plots an oscillogram showing the hysteresis in the 
Combining all of these factors, we obtain finally an 
characteristics of a linear resistor due to the phase shift 
expression for the current at the external port 
introduced by the circuit of Fig. 33. We have used k = 2, 
R = 1 k&J and f, = 19533 Hz. The excitation signal was a 
I(s) = f exp( - sT,)H(z) l-ex~$-sTc) m c v(s - fiwc) 
triangular voltage waveform of f = 900 Hz. The oscillo- 
c gram in Fig. 35(b) represents the instability behavior ob- -02 served in the circuit of Fig. 35(a) for R, = R = 1 kQ and 
(33) k = 2. C orrespondingly, Fig. 35(c) shows the response of 
where z = exp ( - ST,). the same circuit using a compensating positive capacitor 
It is worth specifying (33) in case all of the components with a value of 56 nF. As it can be seen, the oscillations 
used in implementing the TC are of the BE type. So have been completely eliminated, which confirms the theo- 
H(z) = k and the result is retical results explained above. 
I(s)=$exp(-s~)l-ex~$PsTc) : v(s - nw,). 
c --m 
(34) 
Taking s = jw, we may define an equivalent admittance 
at the fundamental frequency 
y(w) = $f+- = $ l-exP+,‘wTc) exp(- jwc). 
W L 
(35) 
Fow low frequency (wT, < l), (35) simplifies to 
Y(w)=fcl- jw(Tc+q)}. (36) 
The preceding equation may be represented by a con- 
ductance in parallel with a negative capacitor. This sug- 
gests that we can interconnect a positive capacitor of value 
k(T, + T,)/R across the resistor terminals to compensate 
the parasitic dynamic effects introduced by our design 
VII. CONCLUSIONS 
Design methods have been proposed for implementing 
nonlinear networks employing elements well suited for 
integrated circuit realization. The basic component (the 
SC-resistor) is an extension of the switched-capacitor used 
at present in linear filters. We have shown that SC-resistors 
allow for the design of either discrete-time or continuous- 
time resistive networks. In particular, components other 
than resistors may also be synthesized with only small 
changes in the mutator considered in Sections II and VI. 
Then, the technique can be extended to networks contain- 
ing nonlinear capacitors, inductors, and higher order ele- 
ments [18]. 
A detailed modeling of the proposed building block 
components as well as experimental data are included. 
They provide reasonable agreements between theoretical 
predictions and practical results. 
An interesting point that warrants attention is the in- 
fluence of parasitic capacitances. The most important re- 
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(4 
Fig. 35. (a) Continuous voltage divider used for illustrating instability 
troubles associated with a SC mutator. (b) Experimental oscillatory 
behavior for the network in Fig. 34(a); horizontal signal; V,, scale: 1 
V/dv; vertical signal; V, scale: 1 V/dv. (c) Experimental TC plot 
obtained using a compensating capacitor for eliminating the oscillations 
observed in Fig. 34(b); horizontal signal; V,, scale: 1 V/dv; vertical 
signal; V, scale: 0.5 V/dv. 
sult is that each of the proposed circuits has been designed 
to be insensitive to the bottom stray capacitances. It can be 
seen from Figs. 9 and 11 that the terminal of each capaci- 
tor denoted by “b” is always connected to a voltage source 
or to the virtual ground. 
APPENDIX A 
All the reference voltages required in Figs. 9 and 11 can 
be derived from a single dc source by using appropriate SC 
gain stages. T:his is illustrated in Fig. 36 where we have 
shown the method for obtaining both a positive and a 
negative voltage. Notice further that both reference outputs 
in the previous figure are defined only during the even 
clock phase. In a similar way we can also obtain a refer- 
ence defined during the odd’ phase. The corresponding 
circuits for the latter case can be obtained directly from 
Fig. 36 by changing the phasing of the different switches in 
that figure. 
111 
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[31 
REFERENCES 
B. J. Hosticka, U. Kleine, R. Schweer, and W. Brockherde, “Non- 
linear analog switched-capacitor circuits (Part I and II),” in Proc. 
ISCAS-82, pp. 729-732, 1982. 
M. Yasumoto and T. Enomoto, “Integrated four-quadrant analogue 
multiplier using switched-capacitor technique,” Electron. Left., vol. 
18, pp. 769-771, Sept. 1982. 
D. Broadarac, D. Herbst, B. J. Hosticka, and B. Hoefflinger, 
“Novel sampled-data MOS multiplier,” Electron. Letr.; vol. 18, pp. 
229-230, Mar. 1982. 
[41 
[51 
161 
171 
181 
[91 
PO1 
1111 
1121 
u31 
P41 
[I51 
1161 
u71 
WI 
I +vg 
Fig. 36. SC voltage amplifiers. 
K. Martin and A. Sedra, “Switched-capacitor building blocks for 
adaptive systems,” IEEE Trans. Circuits Syst., vol. CAS-28, pp. 
576-584, June 1981. 
B. J. Hosticka and G. S. Moschytz, “Practical design of switched- 
capacitor networks for integrated circuit implementation,” Electron. 
Circuits Sysr.. vol. 3, no. 2, pp. 76-88, Mar. 1979. 
G. C. Temes, “The derivation of switched-capacitor filters from 
active RC prototypes,” Electron. Lerr., vol. 14, no. 12, pp. 361-362, 
June 1978. 
B. J. Hosticka, R. W. Brodersen, and P. R. Gray, “MOS sampled- 
data recursive filters using switched-capacitors as resistors,” IEEE 
J. Solid-Srure Circuits, vol. SC-12, pp. 600-608, Dec. 1977. 
T. R. Viswanathan, S. M. Faruque, K. Singhal, and J. Vlach, 
“Switched-capacitor transconductances and related building 
blocks,” IEEE Truns. Circuirs Sysr., vol. CAS-27, pp. 502-508, June 
1980. 
L. 0. Chua and S. M. Kang: “Section-wise piecewise-linear func- 
tions: Canonical representations, properties and applications,” Proc. 
IEEE, vol. 65, pp. 915-922, June 1977. 
L. 0. Chua and S. Wong: “Synthesis of piecewise-linear networks,” 
Electronic Circuits and Systems, vol. 2, no. 4, pp. 102-108, July 
1978. 
J. L. Huertas, “DT-adaptor: Application to the design of nonlinear 
N-ports,” Inr. J. Circuit Theory Appl., vol. 8, no. 3, pp. 273-290, 
July 1980. 
L. 0. Chua and P. M. Lin, Computer-Aided Analysis of Electronic 
Circuits. Englewood Cliffs, NJ: Prentice-Hall, 1975. 
R. A. Rohrer and H. Nosrati, “Passitivity considerations in stability 
studies of numerical integration algorithms,” IEEE Trans. Circuits 
Sysr., vol. CAS-28, pp. 857-866. Sept. 1981. 
A. Rodriguez-Vazquez, “Nonlinear switched-capbcitor nerworks,” 
Ph.D. dissertation, Umversidad de Sevilla, Feb. 1983 (in Spanish). 
L. 0. Chua, Introduction ro Nonlinear Network Theory. New York: 
McGraw-Hill, 1969. 
R. Schaumann and J. R. Brand: “MOS compatible, all-capacitor 
biquadratic active filters,” Proc. IEEE, vol. 67, pp. 689-690, Apr. 
1979. 
G. F. Franklin and D. J. Powell, Digital Control of Dynamic 
Systems. Reading, MA: Addison Wesley, 1980. 
L. 0. Chua and E. Szeto, “Synthesis of higher order nonlinear 
circuit elements,” IEEE Trans. Circuits Sysr., vol. CAS-31, pp. 
231-235, Feb. 1984. 
+ 
Jose L. Huertas (M’74) was born in Seville, Spain, 
on August 7, 1947. He received the degree of 
Licenciado en Fisica in June 1969, and the de- 
gree of Doctor en Ciencias Fisicas in February 
1 1973, both from the University of Seville. From 
October 1970 to September 1971, he was with the 
Philips International Institute, Eindhoven, The 
Netherlands, as a Post-Graduate Student. 
Since October 1971, he has been with the 
Departamento de Electricidad y Electronica at , 
the University of Seville, where he became As- 
sistant Professor in 1973 and a Professor in Electronics in 1981. His 
research interest lie in the fields of multivalued logic, sequential machines, 
microprocessor applications, active and nonlinear network synthesis. 
+ 
L. 0. Chua (S’60-M’62-SM’70-F’74), for a photograph and biography 
please see page 45 of the January 1985 issue. 
Authorized licensed use limited to: Universidad de Sevilla. Downloaded on April 06,2020 at 13:16:31 UTC from IEEE Xplore.  Restrictions apply. 
HUERTAS ei d. : NONLINEAR SC NETWORKS 319 
Angel B. Rodriguez-Vazquez (M’SO) was born in Adoration Rueda was born in Puertollano, Spain, 
Seville, Spain, on 1954. He received the degree of on 1953. She received the degree of Licenciado 
Licenciado en Fisica in June 1977 and the degree en Fisica in September 1976, and the degree of 
of Doctor en Ciencias Fisicas in February 1983, * Doctor en Ciencias Fisicas in June 1982, both 
both from the University of Seville. from the University of Seville. 
Since October 1978, he has been with the Since October 1976, she has been with the 
Departamento de Electricidad y Electronica at Departamento de Electricidad y Electronica at 
the University of Seville, where he is employed as the University of Seville, where she is employed 
;;;q: an Assistant Professor. His research interest lie in as an Assistant Professor. Her research interest 
&A the fields of analog circuit design and nonlinear lie in the fields of analog circuit design and 
networks analysis and synthesis. nonlinear networks analysis and synthesis. 
Authorized licensed use limited to: Universidad de Sevilla. Downloaded on April 06,2020 at 13:16:31 UTC from IEEE Xplore.  Restrictions apply. 
